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A B S T R A C T
Using the 3D finite element tool COMSOL a III-V FinFET was mod-
eled based on Cezar Zota, Erik Lind and Lars-Erik Wernerssons work.
Using this model, the gate-source parasitic capacitance, the gate-drain
parasitic capacitance, the source and drain resistances were simulated.
Changing the geometry of the FinFET was done in order to optimize
the transistor in regard for the transition frequency and the maximum
oscillation frequency and improving the frequencies with over 350%.
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"A ship in the harbor is very safe, but this is not what ships are for."
-William G.T. Shedd
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A C R O N Y M S
FinFET Fin-Field effect transistor
MOSFET Metal-oxide-semiconductor Field effect transistor
FET Field effect transistor
CMOS Complementary Metal Oxide Semiconductor
FE Finite Element
FEM Finite Element Method
RF Radio Frequency
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1
I N T R O D U C T I O N
One of the most important building blocks in modern electronics is
the transistor. The areas of usage are many, spanning from analog elec-
tronics making wireless communications to digital electronics. Simpli-
fied, a transistor consist of a gate, source and a drain. The source and
drain are not in direct contact with each other and a current cannot be
conducted between the two without applying an gate voltage. When
a voltage is applied on the gate a channel between the source and the
drain forms that can conduct current between source and drain.
1.1 history
The transistor history starts in the 1920’s with papers that propose
the idea of an amplifying device using a field-effect, however due to
lack of semiconductor material or rather knowledge of it the device
could not be made. Scientists at Bell Laboratory began studying the
semiconductor material silicon to use in an crystal-detector and found
the neat property of silicon conducting a positive current flow and a
negative current flow, the so called PN-junction[1].
Later in 1947 also at Bell laboratory, William Shockley, John Bardeen
and Walter Brattain created a device that would have a greater output
then input this creating the first working transistor[2]. In 1956 Shock-
ley, Bardeen and Brattain were awarded the Nobel Prize in physics
"for their researches on semiconductors and their discovery of the
transistor effect".[3]
An big industry started to grow around the transistor and our elec-
tronic began to rely heavily on these transistors and the industry’s
attempts to make them smaller and more efficient. In 1965 the Co
founder of Intel, Gordon E.Moore made a statement that the number
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transistors on a dense integrated circuit would double every two year
and that statement seems to have been proven right, see figure 1.[4]
Figure 1: Shows how the transistor count doubles every two year
with different kind of microprocessors, from 1971 to 2011, according
to Moore’s law.
1.2 future
Until now the industry have kept up with Moore’s law by making tran-
sistors smaller and reducing the distance between them. The problem
that arise with reducing size is that the transistor will conduct even
when turned off and thus consume power. To make the chips even
denser new architecture have to be used since old techniques can not
be reduced further in size. One new promising architecture is the Fin-
FET that have the gate surrounding the channel which gives a better
control and therefore reduces current leaking[5].
One way of creating a FinFET is to use a nanowire as a channel and
build a gate on top of it. This kind of transistor has been built at
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Lunds University by Cezar Zota, Erik Lind and Lars-Erik Wernersson.
The transistor built shows record breaking result in terms of ft and
fmax[6]. To making this transistor excel even further one must change
parameters such as materials, or geometry design. To reduce time
spent in the lab guessing what geometry to use simulations can be
used to find optimum values for the geometry.
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2
L I M I TAT I O N S
Limitations in this thesis are based on the limitations of simulating
the FinFET in Comsol. In the models used in Comsol only the para-
sitic capacitance and the drain, source resistance can be simulated. All
the other parameters used for benchmarking etc. are taken from Cezar
Zota, Erik Lind and Lars-Erik Wernerssons article In0.53Ga0.47As multiple-
gate field-effect transistors with selectively regrown channels[7]. The simu-
lations will be limited to simulate a nanowire FinFET described in the
article.
15
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3
T H E O RY
3.1 basic mosfet
One of the most important devices in modern electronics is the metal-
oxide-semiconductor field-effect transistor(MOSFET). The MOS part
of MOSFET describes the layout of the device, a semiconductor with
an oxide-layer between the semiconductor and an metal-layer see fig-
ure 2. The FET part of MOSFET describes how it operates, by in-
troducing an electric field between the metal and semiconductor an
channel is introduced in the semiconductor material.[8]
Figure 2: Schematic of an basic n-type MOSFET[9]
A MOSFET got four-terminals, source, drain, gate and an sub-
strate contact which is almost always connected to ground together
with source. When ground is applied to the gate the channel between
source and drain is turned off, when the voltage is increased above
a certain threshold voltage a channel is formed[9]. The source and
drain side of the MOSFET is doped, either n doped (extra electrons)
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or p doped (extra holes), the substrate is also doped but with the op-
posite of the source and drain.
The oxide layer of the gate makes the gate metal contact and the
semiconductor material of the substrate work like an parallel plate-
condenser. If an positive voltage is applied to the gate contact and an
negative voltage is applied to the p-type substrate, electrons from the
substrate will be attracted and the force holes away from the surface
of the substrate and the charge of the the area will be negative. If
the voltage is increased enough a bigger area will be negative charged
and the p-material turns n-type, the minimum voltage needed for the
channel to be formed is called threshold voltage,VT. This area is called
an inversion-layer and when the layer is big enough it connects with
the source and the drain see figure 3. When the inversion layer is
connected between source and drain it can conduct a current with the
help of an voltage applied between source and drain[8].
Figure 3: Shows the channel formed between source and drain when
the gate voltage is above VT[9].
3.2 iii-v finfet
Another kind of transistor is the FinFET. A FinFET works by the same
principle as an MOSFET but instead of the planar structure of the
MOSFET a FinFET has a 3D-structure, allowing more complex geom-
etry. With the complex structure as can be seen in figure 4 allows for
better electrostatics gate control. The better electrostatic gate control
is gained because the gate is wrapped around the gate and get contact
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with the gate on three sides instead of a contact with the channel on
one side only as in MOSFET. [10]
Figure 4: Schematic of an basic FinFET, with the yellow being the gate
oxide.
Changing the transistor models is just not enough to push Moore’s
law further but a change of material is also needed. The electron
mobility is good in silicon but is even better in III-V materials. If it
was possible to make the same silicon transistor with InAs that as
an mobility ten times that of silicon would result in a transistor with
a frequency ten times higher then the silicon transistor[8]. However
there are limiting factors such as velocity saturation that occurs when
a very strong electric field is applied that can no longer make the
current travel faster due to electrons interacts with the material[9].
3.3 resistance
To calculate the resistance for a simple geometry, such as a cylinder
equation (3.1) can be used.
R =
l
σA
(3.1)
Where l is the length of the cylinder, A is the cross-sectional-area
and σ is the electrical conductivity of the material. Calculation of
the resistance is more complicated if the geometry is complex, for this
equation (3.2) is used. The equation describes the voltage between two
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points in an arbitrary structure and the current that flows between the
same points. In the simulations the two voltages, va and vb, are set
to ground, 0V and to terminal, 1V. Since va and vb are known the
problems lies in finding iab.
R =
va − vb
iab
(3.2)
The resistance is important in a transistor since a high resistance
will result in a high effect as can be seen in equation (3.3). A high
power will result in an unwanted high temperature and will also re-
strict the flow of electrons, resulting in a low current between the
source and drain.
P = R · I2 (3.3)
3.4 capacitance
Capacitance is the ability for an body to store and return energy, it is
defined by two metal bodies with a charge q and −q and with voltages
va and vb. The capacitance is defined by equation (3.4).
C =
q
va − vb (3.4)
Where q is the charge, vb and vb are two voltages. As can be seen
in (3.4) if the two voltages va and vb are known only the charge q has
to be calculated to get the capacitance. Since the charges in the bodies
can’t move to the other metal body there will be an electrical field that
attracts the two metal bodies. If there is an contact between the bodies
can discharge and return energy charged between the bodies.
An easy example that illustrates how capacitance can be calculated
in simple geometries is the parallel plate capacitor approximation. Be-
tween two metal plates with the area A with an distance d between
the two plates an approximation of the capacitance can be calculated
using equation (3.5).
C =
ε0εr A
d
(3.5)
Where ε0 is the permittivity in vacuum, εr is the material constant
relative permittivity. Using this approximation to get lower capaci-
tance the material can be changed to lower εr or the geometry to lower
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A or the space d between the two metal plates can be increased.[11]
Capacitance is important in a transistor since it is has many small ca-
pacitance’s through it’s structure and it takes time to charge and dis-
charge the capacitance, and with higher charge and discharge times
of a transistor the worse will the performance of it be.
3.5 finite element
Physical phenomena can be described using differential equations.
These equations can be complicated to solve and even harder to solve
if a big complex model is to be calculated. Finite element allows for
numerical approach solving these equations approximately. The area
or volume over the equations are applied are divided up in smaller
areas or volumes called finite elements. Depending on what infor-
mation is needed different equations will be used. To calculate for
example the resistance in a body, one solves the equation in one finite
element and then solves the next finite element using boundary infor-
mation for the element next to it[12]. FEM can be used to simulate the
resistance in an structure by solving equation (3.7)
∇ · J = ∇ · [−σ(r)∇v] = 0 (3.6)
Equation (3.6) can be used to describe thermal conduction, the
flow of liquid etc. and is in this case used for calculating the flow
of electrons. Boundary conditions are needed to limit the simulation
to just be calculated on the represented structure, this is done by set-
ting equation (3.6) equal to zero outside of the model, this is equal to
saying that there are no flow electrons in or out of the model so that
the only flow of electrons occurs inside the structure. The current can
then be calculated using equation (3.7), and from that the resistance
can be calculated, using equation (3.2).[8]
iab =
∫
Sa
J · endS =
∫
Sa
[−σ(r)∇v] · endS (3.7)
The capacitance can be simulated in an similar way as the resis-
tance is, however it is a little bit trickier since electrical field prop-
agates infinitely through space and makes it impossible to calculate
with a computer. Limitations to the simulations have to be made in
order to make the simulation solvable for a computer, this is done
by running the simulation of the structure inside an box which sides
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have an applied voltage that makes it impossible for charges to prop-
agate outside the box. The size of the box determines the accuracy of
the simulation, the bigger box the more accurate the simulation. The
electric field can be calculated using equation (3.8).[11]
∇ · (ε0εrE) = 0 (3.8)
3.6 rf-parameters
Benchmarking is done in order to determine the performance of the
transistor. The parasitic capacitance’s Cgs,p, Cgd,p, the resistances RS
and RD are studied. The RF-benchmark values ft and fmax are evalu-
ated.
Cgd,t = Cgd + Cgd,p (3.9)
Cgs,t = Cgs + Cgs,p (3.10)
Cgg,t = Cgs,t + Cgd,t (3.11)
As can be seen in equation (3.9),(3.10) and (3.11) Cgs,p and Cgd,p
is together with the intrinsic capacitance used to calculate the total
gate, source and drain capacitance which is later used in equation
(3.12),(3.14) and (3.13). See figure 5 so see what the capacitance’s in
equation (3.9)-(3.11) corresponds to in the transistor.[13]
Source Drain
Substrate
Gate
Cgs,p Cgd,p
Cgs Cgd
RG
RS RD
Figure 5: Schematic of an transistor that shows the different resis-
tances and capacitance’s.
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The RF-parameter cutoff-frequency, fT, describes the switching
speed and is the frequency at which the current-gain is equal to 1. A
high cutoff-frequency is more crucial in digital applications. Equation
(3.12), describes how to calculate fT.[13]
1
2pi fT
=
Cgg,t
gm
+
Cgg,t
gm
(RS + RD) + (RS + RD)Cgd,t (3.12)
The maximum oscillation frequency, fmax, is defined as the fre-
quency at which the power-gain is equal to 1. The maximum oscilla-
tion frequency is of more interest in RF-applications. Equation (3.13),
describes how to calculate fmax.[13]
fmax =
√√√√ fT
8piRGCgd,t[1+ (
2pi fT
Cgd,t
)ψ]
(3.13)
ψ = (RD + RS)
C2gg,2g
2
d
g2m
+ (RD + RS)
Cgg,tCgd,tgd
gm
+
C2gg,tgd
g2m
(3.14)
In order to get an transistor with high ft and high fmax it is crucial
to have an device with low resistance, low capacitance, high transcon-
ductance gm, and low output conductance gd.
23
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4
M E T H O D
4.1 comsol
First a working 2D-model that represented the FinFET described in
Zotas article was made. This was accomplished by doing a model of
half a FinFET, only modelling the source half of the transistor, as can
be seen in figure 6. The reason that only half of the transistor is simu-
lated is because it is symmetrical and simulating the whole transistor
would only be time consuming and would not contribute to any addi-
tional information.
When a working 2D-model was accomplished, the 2D-model was eas-
ily extruded to an 3D-model. The problem with this was to have good
representation of the nanowire. The nanowire was later added to the
final model as can be seen in figure 7. As can be seen in figure 2 the
nanowire is rotated 56◦. This is due to the nanowire is grown in this
angle in Zotas article. The nanowire is represented by an square, this
is because it is a structure that is easy to simulate and because the
exact known geometry of the nanowire is unknown.
Simulation was done using modules electrostatics and electric cur-
rents. These two models are used to simulate capacitance and resis-
tance. As described in the theory part under capacitance and resis-
tance, the two parameters are contingent with material parameters
and geometry. For simulating the capacitance relative permittivity
and for resistance the conductivity is used. See table 1 to see what
materials and material parameters that are used.
Several different geometries was simulated, however there was one
main geometry that was modeled and the others are a variation of
25
Figure 6: Shows the 2D representation of the FinFET. Number 1-3 is
the gate, 4 is the gate oxide, 5 is air, 6 is the source contact, 7 is the
source, 8 is the nanowire, 9 and 10 is the base
that one. The main model of how the spacing, wsource, between the
source and the gate oxide affects the transistor parasitic resistance
and capacitance, see figure 8. This was executed by doing a paramet-
ric sweep using the distance 1 to 40 nm change in spacing and one
separate simulation using the distance 0 nm. The reason for doing
this in two steps is because when a difference between the source and
gate-oxide new surfaces are also introduced that are of interest. These
surfaces cannot be marked for simulation if they are not first intro-
duced in the model. Variation of that simulation can be seen in the
list below.
• Different materials in the spacing. The materials used was, air
using εr = 1, silicon using εr = 11.7 and an generic oxide with εr
= 3.9.
• Using different angle on the nanowire from 5 ◦ to 35 ◦
• Using different conductivity in the nanowire from 8000 1/Ω to
400 1/Ω
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Figure 7: Shows the 3D representation of the FinFET.
• Parametric sweep of the gate height, hgate from 60 nm to 300 nm,
see figure 8
• Sweeping the gate width, wgate, from 100 nm to 260 nm, see
figure 8
• Parametric sweep of the nanowire width and height, from 5 nm
to 30 nm
• Sweeping the nanowire spacing from 30 nm to 70 nm, with the
original spacing being 50 nm
• Using a straight gate instead of the original, see picture 9
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Part of tran-
sistor
Material Relative per-
mittivity [1]
Electrical
conductivity
[S/m]
Gate Copper 1 5.98 · 107
Gate oxide Oxide 20 10−13
Source Con-
tact
Copper 1 5.98 · 107
Source InGaAs 14 8 · 103
Base InP 12.6 10−7
Nanowire InGaAs 14 8 · 103
Table 1: Material Parameters of the simulated FinFET
4.2 post data processing
The capacitance and resistance simulated in Comsol only are parasitic
and cannot be used soley to calculate ft and fmax. Cgs,t, Cgd,t, gm and
gd are completely taken from Zotas article [7], see table 2, RG is set to
11 Ω this is because it gives more realistic values to ft and fmax then
the RG of 7 Ω used in the article. One other difference between the
simulation and Zotas article [7] are the number of nanowires used. In
the simulation only nanowire is used and in the article the FinFET has
200 nanowires.
The first step was to add the first values that was simulated when
the spacing between the source and gate-oxide was zero, then the re-
sults was calibrated with the FinFET from the article by dividing the
resistance with 200 and multiply the capacitance with 200. This is be-
cause the simulated values are achieved using only one nanowire and
the values taken from the article has 200 nanowires. The resistances
RS and RD are ready to be used.
To calculate the new Cgs,t, Cgd,t and Cgg,t for different geometries, equa-
tions (3.9)-(3.11) are used. Cgs,p and Cgd,p were simulated when the
spacing between the source and the gate oxide is 0, these values are
then removed from Cgs,t, Cgd,t and new parasitic capacitance is added
when the spacing is increased, see appendix for the code used.
To calculate ft and fmax equations (3.12) and (3.13) was used. The
results were then plotted.
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wgate
hgate
wsource
Figure 8: Shows the gate width, gate height and source spacing
Figure 9: Shows the FinFET with an straight gate instead on the shape
of the gate that can be seen in figure 6
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gm 22 · 10−3S
gd 5.3 · 10−3S
Cgs,t 8.5 · 10−15F
Cgd,t 5 · 10−15F
Cgg,t 13.5 · 10−15F
Table 2: Values used to calculate ft and fmax
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R E S U LT
In this section the results from post data processing will be presented
in forms of plots of the data.
Figure 10: Shows the characteristics Cgg,t, RS, RD, ft, and fmax with
increasing spacing between the source and the gate oxide
In figure 10, the results of simulating the original FinFET with
increasing spacing between the source and the gate is shown. Both
Cgg,t, RS, RD, ft and fmax is plotted. The reason for plotting Cgg,t and
not the simulated capacitance is because Cgg,t contains more informa-
tion then just the parasitic and also because Cgs,t and Cgd,t are also
included in Cgg,t. RS and RD are plotted together since they are equal.
As can be seen in the plots an optimal value for ft and fmax can be
found at around 30-40 nm. ft starts to decrease after 40 nm.
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Figure 11: Shows the characteristics Cgg,t and ft both for the original
FinFET and an FinFET with an straight gate instead of an pyramid
type gate.
Figure 11 shows what happens if the gate geometry is changed.
Since the resistance is not effected by the change of gate geometry
it is not plotted. The oscillation frequency is not plotted since it is
heavily dependent on ft it will have the same shape and dependence
as ft. As can be seen in the plot, the geometric shape of the gate have
little effect on the performance of the device.
Figure 12: Shows the characteristics Cgg,t, RS, RD, and ft with different
oxide and with increasing spacing
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The plots in figure 12 shows the result of simulating the transistor
with an oxide surrounding the FinFET. Cgg,t and ft are the only values
that are plotted since adding an oxide to the structure will only affect
the capacitance and therefore the resistances will be the same as in
figure 10, the oscillation frequency as is shown in equation (3.13) is
heavily dependent on ft and will behave like the results in figure 10.
The odd shape in the beginning of the plot showing Cgg,t is due to
an drawback of the post data processing script. The reason for the
frequencies for silicon oxide to surpass the Si02 oxide is unknown.
The conclusion from the result is that a material with an lower relative
permittivity is more favourable then a material with an higher relative
permittivity.
Figure 13: Shows the characteristics RS, RD, and ft with different elec-
trical conductivity for the nanowire and with increasing spacing
In figure 13 the result of simulating with different electrical con-
ductivity in the nanowire is shown. The capacitance is not plotted
since it is not effected by different electrical conductivity, the oscilla-
tion frequency is not plotted using the same argument as previously.
The results suggests that an nanowire with higher conductivity is
more favourable then an nanowire with lower conductivity due the
lower RS and RD that will result in better frequencies.
33
Figure 14: Shows the characteristics Cgg,t and ft with increasing gate
height and spacing
Figure 15: Shows the characteristics Cgg,t and ft with increasing gate
width and spacing
In figure 14 and 15 simulations have been done with different gate
height and width. The change in geometry only effects the capaci-
tance and the oscillation frequency is not plotted with the same argu-
ment used above. The height of the gate have little effect on the device
performance but the gate width have an effect where an smaller gate
width is more favourable then an higher gate width due to an lower
Cgg,t.
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Figure 16: Shows the characteristics RS, RD, and ft with different
nanowire height and with increasing spacing
Figure 17: Shows the characteristics RS, RD, and ft with different
nanowire width and with increasing spacing
In figure 17 and 16 simulations have been done with different
width and height of the nanowire. The change in geometry does not
have an effect on the capacitance and is therefore not plotted. The two
plots shows that an smaller nanowire will result in an higher RS and
RD that will have an small impact on the device performance.
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Figure 18: Shows the characteristics Cgg,t, RS, RD, ft, and fmax with
different nanowire spacing and with increasing spacing
Figure 18 shows the result of simulating with different space be-
tween the nanowires. Cgg,t, RS, RD, and ft is plotted. As can be seen in
the plot an smaller distance between the nanowires will increase RS
and RD but will however decrease Cgg,t. The decrease of Cgg,t boosts
the device performance to above 1THz at an 20 nm distance between
the nanowires.
Figure 19: Shows the characteristics Cgg,t, RS, RD, ft, and fmax with
different nanowire angle and with increasing spacing
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Figure 19 shows the result of simulating with different angle of
the nanowire. As can be seen in the plot, the angle of the nanowire
have almost no effect on the result. The small change of resistance is
because with an angle the wire make the wire longer and therefore
have a slightly higher resistance.
37
38
6
D I S C U S S I O N
The results in figure 10 is as expected from the theory that with in-
creasing spacing the capacitance Cgg,t goes down and the resistance
RS, RD increases with more spacing. When the spacing is 0 nm the
capacitance is at a peak value of 1.4x10−14F and goes down to about
0.5x10−14F, that is a decrease of 35 %. The resistance start with 1 Ω
at 0 nm spacing and increases to 7 Ω at 40 nm spacing, the increase
is 700%. The sudden peak in the resistance plot is because when the
spacing is increased the nanowire start to loose more and more con-
tact with the source and when then when the spacing is big enough
the two will loose physical contact with another and as a result the re-
sistance is greatly increased. The benchmark values ft increases from
about 280 GHz to around 700 GHz, an increase of 250% and fmax has
increased with 364%. Considering a rather low decrease of Cgg,t and
a big increase of RS, RD the results seems unexpected. By studying
equations (3.12) and (3.13) it can be noticed that the resistance does
not play a huge part instead the different capacitance are what mostly
determines ft and fmax.
In figure 11 the geometry if the gate is changed and as a result the
straight gate performs slightly better then the original gate. The
change in performance is so small so it is safe to say that the geometry
change of the gate have almost none effect of the performance of the
transistor.
The oxides in the spacing as can be seen in 12 actually makes the tran-
sistor preform worse. The results are in line with the theory which
clearly states that using an material with an higher relative permittiv-
ity increases the capacitance. The decrease in frequency in figure 12
can be explained by the capacitance has an start value stated in the
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method section. The reason for silicon dioxide to have better perfor-
mance then silicon in the when low spacing is used and for silicon to
have better performance then silicon dioxide with increased spacing
is unknown.
With lower conductivity in the nanowire the resistance increases as
can be seen in figure 13. The result is highly expected however it can
be used in further research as a guidance to what conductivity the
nanowire has.
In figure 14 and figure 15 is is shown that with an increase in gate
height and an decrease in gate width the performance is pushed even
further to a better result.
A change in the nanowire geometry does not have an big impact on
the device performanceas can be seen in figure 16 and 17. With an
decreasing size of the nanowire the resistance is increased an causes
ft to decrease slightly, the size currently used for the nanowire width
and height can be recommended since an increase does not seem to
make the transistor preform better however the nanowire size can be
reduced to make the transistor smaller.
Decreasing the space between the nanowires increases the performance
according to figure 18. With a lower nanowire spacing a lower capaci-
tance is gained but also an higher resistance. The transition frequency
shows great results showing an ft over 1 THz.
To make the device preform better then 1 THz a lower nanowire spac-
ing is needed, in this model the spacing could not be reduced further
because of the size of the nanowire but as can be seen in figure 16
and 17 a reduced size of the nanowire does not have an big impact on
the device performance. Using a smaller gate width and a nanowire
with as high electrical conductivity as possible would make the per-
formance of the FinFET very good.
6.1 further work
To further investigate this FinFET another module in COMSOL should
be used to simulate the transistor in order to get more information
about it performance. A module named "Semiconductor" can be used
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for this specific assignment and to check the transistors performance
in other areas. It would also be good to make some changes to the
transistor in similar fashion with the changes done in this thesis, to
check if it has some effect on the performance to make sure that the
simulations shows a true result so this method can be used in future
work with other transistors.
41
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A P P E N D I X
def cap ( capac i tance ) :
" " " Makes an capac i tance l i s t " " "
Nw=200
C0=2 .78 e−17∗Nw
Cgdp=[C0 ]
for x in capac i tance :
z=x∗Nw
Cgdp . append ( z )
Cgsp=Cgdp
Cggt = [ ]
Cgst = [ ]
Cgdt = [ ]
for x in range (0 , len (Cgdp) ) :
Cggt . append (13 .5∗10∗∗ (−15 )+Cgsp [ x ]+Cgdp[ x]−
C0−C0 )
Cgst . append (8 .5∗10∗∗ (−15 )−C0+Cgsp [ x ] )
Cgdt . append (5∗10∗∗(−15)−C0+Cgdp[ x ] )
return Cggt , Cgdt , Cgst
def re s ( re s ) :
" " " Makes an r e s i s t a n c e l i s t " " "
r e s i s t a n c e = [ ]
Nw=200
R0=223 .2/Nw;
for x in r es :
z=x/Nw
r e s i s t a n c e . append ( z )
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r e s i s t a n c e . i n s e r t (0 , R0 )
return r e s i s t a n c e
def c a l c u l a t e ( Cggt , Cgst , Cgdt , Rs , Rd) :
" " " Use to c a l c u l a t e f t , fmax " " "
gd=5.3∗10∗∗−3
gm=22∗10∗∗−3
Rg=11
d=len ( Cggt )
f t = [ ]
for k in range (0 , d ) :
f t . append (1/(2∗ pi ∗ ( Cggt [ k]/gm+ ( ( ( gd∗Cggt [ k
] ) ∗ ( Rs [ k]+Rd[ k ] ) ) /gm) +(Rs [ k]+Rd[ k ] ) ∗Cgdt
[ k ] ) ) )
ps i = [ ]
for k in range (0 , d ) :
ps i . append ( ( Rd[ k]+Rs [ k ] ) ∗ ( ( Cggt [ k ]∗∗2∗gd
∗∗2 )/gm∗∗2 ) +(Rd[ k]+Rs [ k ] ) ∗ ( ( Cggt [ k ]∗Cgdt
[ k ]∗gd ) /gm) + ( ( Cggt [ k ]∗∗2∗gd ) /gm∗∗2 ) )
fmax = [ ]
for k in range (0 , d ) :
fmax . append ( s q r t ( f t [ k ]/(8∗ pi ∗Rg∗Cgdt [ k
]∗ (1+ ( (2∗ pi ∗ f t [ k]/ Cgdt [ k ]∗ ps i [ k ] ) ) ) ) ) )
return f t , fmax
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